Does design fit in FPGA ?

Posted on 16th Feb 2014 07:03 pm by admin

Hi all,

I've made a large HCC-Design. Because of the program-size the compile process with the handel-c compiler takesvery long.

Is there any possibility to find out whether the design fits into my FPGA or not, before I start the hcc-compiler?

When I start the compiler (without any optimizations) for simulation purposes inthe DK Design Suite, the output says: NAND-Gates: 38361064 ; FFs: 21824 ;memorybits: 874210 .Does that fit into an Xilinx Virtex 5 (xc5vlx50) ?

Thanks for the help.

Your Answer:

Login to answer

Other forums

Why does first ever HttpSendRequest take longer?
I promise this isn't as simple as it sounds. I'm wondering why the the first ever call to HttpSendRe

Help with simple query
Hi,

I'm trying to do a Query with a Union where I want to print the number of rows $tc conta

Help uploading .JPG
I have a problem with upload images when the ending is .JPG capitalized.. I really don't know what c

ALV sum various columns problem
Hi all,
I'm doing a report on ABAP for a timesheet of the current month. The output i want is s

help with image upload code
Hello,

right now this code I have resizes images and then places them into the uploads folder

Disabling SAP menu
How do I disable SAP menu for all the users and just restrict them to User Menu in SAP ECC 6.0?

UL and LI Add Form
The idea I want here is when the user click on a character name from the drop down select bar at the

Trouble with a select list
Hello All!
I was wondering if any of you guys could help me with a small problem I'm having!

[Need Help] php timing issues
I don't know what is going wrong. I need some help with being able to set an image at 9:00am Colorad

CURL XML Request [From C to PHP]
Hi,

I need some help converting this into something that will work with PHP.

Code: #